The patent's inventors are Lippincott, George (
This patent was filed on
From the background information supplied by the inventors, news correspondents obtained the following quote: "Electronic circuits, such as integrated microcircuits, are used in a variety of products, from automobiles to microwaves to personal computers. Designing and fabricating microcircuit devices typically involves many steps, known as a 'design flow.' The particular steps of a design flow often are dependent upon the type of microcircuit, its complexity, the design team, and the microcircuit fabricator or foundry that will manufacture the microcircuit. Typically, software and hardware 'tools' verify the design at various stages of the design flow by running software simulators and/or hardware emulators, and errors in the design are corrected or the design is otherwise improved.
"Several steps are common to most design flows. Initially, the specification for a new circuit is transformed into a logical design, sometimes referred to as a register transfer level (RTL) description of the circuit. With this logical design, the circuit is described in terms of both the exchange of signals between hardware registers and the logical operations that are performed on those signals. The logical design typically employs a Hardware Design Language (HDL), such as the Very high speed integrated circuit Hardware Design Language (VHDL). The logic of the circuit is then analyzed, to confirm that it will accurately perform the functions desired for the circuit. This analysis is sometimes referred to as 'functional verification.'
"After the accuracy of the logical design is confirmed, it is converted into a device design by synthesis software. The device design, which is typically in the form of a schematic or netlist, describes the specific electronic devices (such as transistors, resistors, and capacitors) that will be used in the circuit, along with their interconnections. This device design generally corresponds to the level of representation displayed in conventional circuit diagrams. Preliminary timing estimates for portions of the circuit may be made at this stage, using an assumed characteristic speed for each device. In addition, the relationships between the electronic devices are analyzed, to confirm that the circuit described by the device design will correctly perform the desired functions. This analysis is sometimes referred to as 'formal verification.'
"Once the relationships between circuit devices have been established, the design is again transformed, this time into a physical design that describes specific geometric elements. This type of design often is referred to as a 'layout' design. The geometric elements, which typically are polygons, define the shapes that will be created in various materials to manufacture the circuit. Typically, a designer will select groups of geometric elements representing circuit device components (e.g., contacts, gates, etc.) and place them in a design area. These groups of geometric elements may be custom designed, selected from a library of previously-created designs, or some combination of both. Lines are then routed between the geometric elements, which will form the wiring used to interconnect the electronic devices. Layout tools (often referred to as 'place and route' tools), such as
"There are many different fabrication processes for manufacturing a circuit, but most processes include a series of steps which deposit layers of different materials on a substrate, expose specific portions of each layer to radiation, and etch the exposed (or non-exposed) portions of the layer away. For example, a simple semiconductor circuit could be manufactured by the following steps. First, a positive type epitaxial layer is grown on a silicon substrate through chemical vapor deposition. Next, a nitride layer is deposited over the epitaxial layer. Then specific areas of the nitride layer are exposed to radiation, causing the exposed areas to be etched away, leaving behind exposed areas on the epitaxial layer, (i.e., areas no longer covered by the nitride layer). Specific shapes or patterns on these exposed areas then are subjected to a diffusion or ion implantation process. This causes dopants, (for example, phosphorus) to enter the exposed epitaxial layer and form negative wells. This process of depositing layers of material on the substrate or subsequent material layers, and then exposing specific patterns to radiation, dopants or other diffusion processes, is repeated a number of times. This series of steps allows the different physical layers of the circuit to be manufactured, forming gates, connecting layers, polysilicon layers, and eventually transistors on the substrate. The combination of these components make up what is often referred to as an integrated circuit device.
"Each time that a layer is exposed to radiation or diffusion, a mask must be created to expose certain areas to the radiation or diffusion and protect the other areas from exposure. Each mask is created from circuit layout data. For each layer of material in the circuit that is masked and etched, corresponding layout design data must be used to create the mask. The geometric elements described in layout design data define the relative locations or areas of the circuit device that will be exposed to radiation or diffusion. A mask or reticle writing tool is used to create the mask or reticle based upon the layout design data, after which the mask can be used in a photolithographic process. This process of transferring the design from the mask to the substrate is often referred to as 'printing' or 'etching' the design.
"As designers and manufacturers continue to increase the number of circuit components in a given area and/or shrink the size of circuit components, the shapes reproduced on the substrate (and thus the shapes in the mask) become smaller and closer together. This reduction in feature size increases the difficulty of faithfully reproducing the image intended by the layout design to the mask and onto the substrate. This difficulty often results in defects where the intended image is not accurately 'printed' onto the substrate, creating flaws in the manufactured device. Accordingly, the terms 'error' or 'potential print error' are used herein to refer to a feature or group of features in layout design data that may not be accurately printed onto a substrate during a lithographic manufacturing process.
"To address this problem, one or more resolution enhancement techniques are often employed. Examples of various resolution enhancement techniques are discussed in 'Resolution Enhancement Technology: The Past, the Present, and Extensions for the Future,'
"As previously noted, a layout design is made up of a variety of geometric elements. In a conventional OPC process, the edges of the geometric elements (which are typically polygons) are fragmented, and the edge fragments are rearranged to reflect the desired modifications. For example, some OPC processes will reconfigure the edge fragments of a polygon to create serifs at one or more corners. The edge fragments are typically reconfigured according to one or more parameters, such as the size and spacing limitations on the edge fragments, or polygon placement. The values selected for these parameters have a significant impact on how and to what extent that the edge fragments within the layout data are modified during the OPC process. The set of parameter values used for an OPC process are often referred to as the 'OPC recipe'.
"Once a layout design is finalized, it must be examined to ensure that the design does not have potential print errors (i.e., design features that may not be correctly printed during a lithograph process). If there are potential print errors, then these potential print errors must be corrected. For example, if the design includes only a few potential print errors, then a designer may either manually correct these errors. Alternately, a designer may employ an OPC process with a new recipe on the design to solve the problem. Again, the layout design must be examined to ensure that no potential print errors remain, and that the OPC process did not produce new potential print errors. If the design data does contain potential print errors, then the OPC process typically is repeated on the original layout design using a different set of process parameter values, in hopes that this different set of parameter values will correct the potential print errors.
"While performing OPC on layout design data can improve the fidelity of the lithographic process, OPC can be expensive in terms of both computing resources and processing time. Layout designs can be very large, and even one layout data file for a single layer of a field programmable gate array may be approximately 58 gigabytes. Accordingly, performing even a single OPC process on a design is computationally intensive. Repeating an OPC process to correct remaining potential print errors then only adds to time required to finalize the layout design. On the other hand, manually correcting potential print errors is very time consuming as well."
Supplementing the background information on this patent, VerticalNews reporters also obtained the inventors' summary information for this patent: "Aspects of the invention relate to techniques for repairing layout design defects after layout data have been processed by resolution enhancement techniques. In various embodiments of the invention, a layout design is first altered by a resolution enhancement process. The resolution enhancement process comprises an OPC process. The altered layout design is checked for errors. After one or more errors are detected, a repair process is initiated.
"Around at least one of the one or more detected errors, a re-correction region is determined. The re-correction region, designating a sub-portion of the altered layout design, includes three portions: core, transition and visible portions. The core portion is enclosed by the transition portion and the transition portion is enclosed by the visible portion. The size for the visible portions may be determined based on optical diameter. In addition, resist effects may be taken into account.
"An inverse lithography process is then performed on the core and transition portions of the re-correction region while taking into account effects from the visible portion of the re-correction region to generate a modified re-correction region. The transition portion is processed based on distance from boundary between the transition portion and the core portion such that layout features near the boundary between the transition portion and the core portion are adjusted more than layout features farther away from the boundary. Some embodiments of the invention employ a weighted combination of a first gradient and a second gradient. The first gradient is a normal gradient of an objective function used in a conventional inverse lithography process. The second gradient is a gradient of an objective function that is aimed at minimizing differences caused by the first gradient. The weighting for the second gradient may increase from zero at the boundary between the transition portion and the core portion to 100% at the boundary between the transition portion and the visible portion."
For the URL and additional information on this patent, see: Lippincott, George; Granik, Yuri; Kobelkov, Sergey. Layout Design Defect Repair Using Inverse Lithography. U.S. Patent Number 8788982, filed
Keywords for this news article include: Software,
Our reports deliver fact-based news of research and discoveries from around the world. Copyright 2014, NewsRx LLC
Most Popular Stories
- Alabama House Speaker Arrested on Felony Ethics Charges
- Microsoft's Cloud Platform Shines
- 'Fury' Blows 'Gone Girl' Out of the Box Office
- Turkey to Help Kurds Reach Fight in Kobani
- ISIS Seeks to Expand Terror War
- German Intelligence Blames Ukraine Rebels for MH17
- Perez Leads Push for Obama's Job Proposals
- 2016 Camaro Shrinks, Moves to Caddy Platform
- New Effort to Ban Child Labor From Tobacco Farms
- Prius Drivers Battle Stereotypes