The assignee for this patent, patent number 8704296, is
Reporters obtained the following quote from the background information supplied by the inventors: "Known junction field-effect transistor (JFET) devices manufactured using known semiconductor processing techniques can have a relatively large circular footprint within a semiconductor die. Often these known JFET devices are separately manufactured in different areas of a layout from other semiconductor devices such as metal-oxide-semiconductor field-effect transistors (MOSFETs). Because the JFET devices can be in completely separate areas of the die from MOSFET devices, the overall layout of the die can have undesirable inefficiencies. Thus, a need exists for systems, methods, and apparatus to address the shortfalls of present technology and to provide other new and innovative features."
In addition to obtaining background information on this patent, VerticalNews editors also obtained the inventor's summary information for this patent: "In a general aspect, a semiconductor device can include a gate having a first trench portion disposed within a first trench of a junction field-effect transistor device, a second trench portion disposed within a second trench of the junction field-effect transistor device, and a top portion coupled to both the first trench portion and to the second trench portion. The semiconductor device can include a mesa region disposed between the first trench and the second trench, and including a single PN junction defined by an interface between a substrate dopant region having a first dopant type and a channel dopant region having a second dopant type.
"In another general aspect, an apparatus can include a source, and a gate electrically isolated from the source where the gate has a trench portion disposed within a first trench of a junction field-effect transistor device and has a trench portion disposed within a second trench of the junction field-effect transistor device. The apparatus can include a member disposed within the first trench and capacitively coupled to the trench portion of the gate disposed within the first trench. The member can have a trench width less than a trench width of the trench portion of the gate disposed within the first trench, and a channel dopant region in contact with the source and continuously extending into a mesa region disposed between the first trench and the second trench.
"In yet another general aspect, an apparatus can include a gate of a junction field-effect transistor coupled to a gate oxide, and a P-type substrate of the junction field-effect transistor. The apparatus can also include an N-type dopant region disposed between the gate oxide and the P-type substrate, the N-type dopant region being in contact with the gate oxide.
"The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims."
For more information, see this patent: Yang,
Keywords for this news article include: Electronics,
Our reports deliver fact-based news of research and discoveries from around the world. Copyright 2014, NewsRx LLC
Most Popular Stories
- Pandora Tumbles in Late Trading
- Sporty Ford Fiesta Fires on All 3 Cylinders
- Stop-Start Engines Save Gas, Reduce Emissions
- World Tensions Don't Curb Enthusiasm for Stocks
- Russia Fears Lasting Damage From Ukraine Crisis
- Visa, Amazon Results Drag Down the Street
- U.K. Economy Surpasses Pre-Crisis Peak
- Hispanic Leader Goes the Extra Mile
- Ohio State Band Chief Fired After Probe
- Shia LaBeouf Plea Deal, Alcoholism Treatment