The abstract of the patent published by the U.S. Patent and Trademark Office states: "A semiconductor device includes an N type well region in a P type substrate. A source region of a MOSFET is laterally separated from a boundary of the well region, which includes the drain of the MOSFET. An insulated gate of the MOSFET extends laterally from the source region to at least just past the boundary of the well region. A polysilicon layer, which forms a first plate of a capacitive anti-fuse, is insulated from an area of the well region, which forms the second plate of the anti-fuse. The anti-fuse is programmed by application of a voltage across the first and second capacitive plates sufficient to destroy at least a portion of the second dielectric layer, thereby electrically shorting the polysilicon layer to the drain of the HVFET."
The patent application was filed on
Most Popular Stories
- NSA Defends Global Cellphone Tracking Legality
- Ad Counts Rise in 2013 for Hispanic Magazines
- Networks Vie for U.S. Hispanic TV Viewers
- Apple Wants Samsung to Pay $22M for Patent Dispute Legal Bills
- Starbucks Gets Grinchy; No Gingerbread Lattes for Tampa Customers
- Apple Paid Its Lawyers More Than $60MM to Defeat Samsung in Court
- Economic Bright Spots Not a Sure Boost for President Obama
- Jobs Report Brings Cheer As Unemployment Drops to Five-year Low
- Top Websites for U.S. Hispanics
- US Consumer Borrowing Rose $18.2B in Oct.