Breker Verification Systems Updates on Unifying SoC Verification across Simulation, Acceleration, In-Circuit Emulation, FPGA Prototyping, Silicon Validation Breker Verification Systems on
According to a release, TrekSoC-Si, part of Breker's TrekSoC portfolio, automatically generates multi-threaded, multi-processor, self-verifying C test cases that run on the SoC's embedded processors on in-circuit emulation (ICE) platforms, field programmable gate array (FPGA) prototypes and production silicon.
"TrekSoC eliminated the need to hand-write tests for embedded processors in simulation and acceleration," notes
The company reported that the new product is a companion to TrekSoC and provides complementary functionality. TrekSoC-Si employs the same graph-based scenario model used to generate test cases and requires no additional resources to move beyond simulation into hardware platforms. With no changes to the scenario model, test cases can be generated and tuned for each platform. For example, longer test cases can be run in hardware than in software. Test cases concentrate on verification of concurrent, coherent and multi- threaded capabilities.
Additionally, TrekSoC-Si automatically generates self-verifying C test cases that target system-level interactions. These test cases focus on verification of concurrent, coherent and multi-threaded capabilities, and are designed to run in any hardware platform. Test cases include realistic application scenarios, such as use cases that involve multiple IP blocks interacting together. This is more efficient and more effective than hand-written tests, which typically verify only that each IP block is instantiated properly into the SoC.
The test cases provide visualization capabilities via the TrekBox module running on the same host system used to download code into the hardware platform. TrekBox shows in real time the progress of each application scenario as it moves from thread to thread and from processor to processor. This display clearly documents the test case and provides essential debug information if the test case uncovers an SoC design bug. TrekBox also handles self-checking comparison against expected results and other bookkeeping verification tasks to reduce memory consumption within the SoC.
Input information is derived from a system-level scenario model that describes desired outcomes developed by the user. Scenario models are developed in C/C++ using a simple paradigm of graphs and graph constraints, created with only a few constructs and requiring no new language. They are hierarchical so that models for IP blocks can be composed together for a subsystem or the complete SoC.
TrekSoC-Si is shipping now.
Electronic Design Automation (EDA) software company Breker Verification Systems provides solutions to solve the challenge of complex system-on-chip (SoC) functional verification and eliminate the pervasive "Stitch and Ship" SoC design approach.
((Comments on this story may be sent to email@example.com))
Breker Verification Systems Updates on Unifying SoC Verification across Simulation, Acceleration, In-Circuit Emulation, FPGA Prototyping, Silicon Validation
Breker Verification Systems on