Patent number 8557653 is assigned to
The following quote was obtained by the news editors from the background information supplied by the inventors: "The present invention generally relates to a semiconductor device and, more particularly, to a semiconductor junction-field-effect-transistor (JFET) device with a predetermined pinch-off voltage and a method of fabricating the same.
"In a semiconductor JFET device, by controlling the voltages applied to its gate and drain terminals, depletion regions and currents may be induced. Taking an n-channel JFET as an example, in operation, a negative voltage V.sub.GS and a positive voltage V.sub.DS may be applied to the gate terminals and the drain terminal, respectively. As the negative voltage V.sub.GS goes lower and reaches a threshold level (termed as 'pinch-off voltage, V.sub.P'), the depletion regions may overlap each other in the channel region, resulting in a turn-off state of the JFET device. The pinch-off voltage V.sub.P may depend on the depth of the well region. However, it is difficult to precisely determine the depth of the well-region and in turn a desired pinch-off voltage V.sub.P during the fabricating process, as will be discussed below.
"FIG. 1A is a schematic cross-sectional view of a JFET device 1-1 in prior art. Referring to FIG. 1A, when the gate terminals G.sub.1, G.sub.2 and the drain terminal D are biased at a negative voltage V.sub.GS and a positive voltage V.sub.DS respectively, depletion regions may be induced around the junctions between each P-well region and the N-type substrate, occupying portions of the channel region where an induced drain-to-source current I.sub.DS may flow. As the negative voltage V.sub.GS gets lower and reaches a pinch-off level, the channel region may be pinched by the depletion regions. Consequently, the drain-to-source current I.sub.DS may be largely reduced or switched off and the JFET device 1-1 may thus be turned off.
"FIG. 1B is a schematic cross-sectional view illustrating a vertical-type JFET device 1-2 in prior art, wherein the drain region and the drain terminal are formed under the substrate. Referring to FIG. 1B, for such type of JFET device 1-2, the drain region is required to be precisely aligned with the source region formed on the substrate, which may need a complicated fabricating process. To address the issue, a lateral-type JFET device 1-3 has been developed.
"FIG. 1C is a schematic cross-sectional view illustrating a lateral-type JFET device 1-3 in prior art. Referring to FIG. 1C, the source terminal S, the first, gate terminals G.sub.1, G.sub.2, and drain terminals D.sub.1, D.sub.2 are formed on the substrate. A depletion region may be induced around each of the junctions between the N-well region and the two P-well regions under the first and the second gate terminals G.sub.1, G.sub.2. When these terminals are appropriately biased, a first and a second current I.sub.1 and I.sub.2 may be induced, flowing in the N-well region, from drain terminals D.sub.1 and D.sub.2 to the source terminal S, respectively. The pinch-off voltage of the JFET device 1-3 may vary as the depth H.sub.0 of the N-well region varies. Moreover, the depth of the N-well region may be susceptible to fabrication process. As a result, it may be difficult to design a JFET device with a desirable pinch-off voltage.
Most Popular Stories
- Twitter Names Woman to Board
- NSA Tracks 5 Billion Cellphone Records a Day
- Nelson Mandela Dies After Momentous Life
- Nelson Mandela Dead at 95
- W.H. Corrects Itself on Unclegate
- Pope Francis Says He'll Fight Child Sex Abuse
- Yemen Attack Kills 52
- Fast-Food Workers Want $15 an Hour
- Roybal-Allard Tours Gordon Brush Plant
- Aspen Contracting Adding 300 Jobs